

## 8048/8648/8748/8035

### SINGLE COMPONENT 8-BIT MICROCOMPUTER

- 8048 Mask Programmable ROM
- 8648 One-Time Factory Programmable EPROM
- 8748 User Programmable/Erasable EPROM
- 8035 External ROM or EPROM

- 8-Bit CPU, ROM, RAM, I/O in Single Package
- Interchangeable ROM and EPROM Versions
- Single 5V Supply
- 2.5  $\mu$ sec and 5.0  $\mu$ sec Cycle Versions: All Instructions 1 or 2 Cycles
- Over 90 Instructions: 70% Single Byte
- 1K x 8 ROM/EPROM
- 64 x 8 RAM
- 27 I/O Lines
- Interval Timer/Event Counter
- Easily Expandable Memory and I/O
- Compatible with 8000 Series Peripherals
- Single Level Interrupt

The Intel® 8048/8648/8748/8035 is a totally self-sufficient 8-bit parallel computer fabricated on a single silicon chip using Intel's N-channel silicon gate MOS process.

The 8048 contains a 1K x 8 program memory, a 64 x 8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to onboard oscillator and clock circuits. For systems that require extra capability, the 8048 can be expanded using standard memories and MCS-80™ (8080A) peripherals. The 8035 is the equivalent of an 8048 without program memory. The 8035L has the RAM power down mode of the 8048 while the 8035 does not.


To reduce development problems to a minimum and provide maximum flexibility, three interchangeable pin-compatible versions of this single component microcomputer exist: the 8748 with user-programmable and erasable EPROM program memory for prototype and preproduction systems, the 8048 with factory-programmed mask ROM program memory for low cost, high volume production, and the 8035 without program memory for use with external program memories.

This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The 8048 has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.


#### PIN CONFIGURATION

TO	1	40	V <sub>CC</sub>
XTAL 1	2	39	T1
XTAL 2	3	38	P27
RESET	4	37	P26
SS	5	36	P25
INT	6	35	P24
EA	7	34	P17
RD	8	33	P16
PSEN	9	32	P15
WR	10	31	P14
ALE	11	30	P13
DB <sub>0</sub>	12	29	P12
DB <sub>1</sub>	13	28	P11
DB <sub>2</sub>	14	27	P10
DB <sub>3</sub>	15	26	V <sub>DD</sub>
DB <sub>4</sub>	16	25	PROG
DB <sub>5</sub>	17	24	P23
DB <sub>6</sub>	18	23	P22
DB <sub>7</sub>	19	22	P21
V <sub>SS</sub>	20	21	P20

#### LOGIC SYMBOL



#### BLOCK DIAGRAM



## PIN DESCRIPTION

Designation	Pin #	Function	Designation	Pin #	Function
V <sub>SS</sub>	20	Circuit GND potential	RD	8	Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device.  Used as a read strobe to external data memory. (Active low)
V <sub>DD</sub>	26	Programming power supply; +25V during program, +5V during operation for both ROM and PROM. Low power standby pin in 8048 ROM version.	RESET	4	Input which is used to initialize the processor. Also used during PROM programming verification, and power down. (Active low)
V <sub>CC</sub>	40	Main power supply; +5V during operation and programming.	WR	10	Output strobe during a bus write. (Active low)  Used as write strobe to external data memory.
PROG	25	Program pulse (+25V) input pin during 8748 programming.  Output strobe for 8243 I/O expander.	ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output.  The negative edge of ALE strobes address into external data and program memory.
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.	PSEN	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low)
P20-P27 Port 2	21-24 35-38	8-bit quasi-bidirectional port.  P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.	SS	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active low)
DB <sub>0</sub> -DB <sub>7</sub> BUS	12-19	True bidirectional port which can be written or read synchronously using the RD, WR strobes. The port can also be statically latched.  Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.	EA	7	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug, and essential for testing and program verification. (Active high)
T0	1	Input pin testable using the conditional transfer instructions JT0 and JNT0. T0 can be designated as a clock output using ENT0 CLK instruction. T0 is also used during programming.	XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V <sub>IH</sub> )
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.	XTAL2	3	Other side of crystal input.
INT	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low)			

## INSTRUCTION SET

	Mnemonic	Description	Bytes	Cycle		Mnemonic	Description	Bytes	Cycles
Accumulator	ADD A, R	Add register to A	1	1	Subroutine	CALL	Jump to subroutine	2	2
	ADD A, @R	Add data memory to A	1	1		RET	Return	1	2
	ADD A, #data	Add immediate to A	2	2		RETR	Return and restore status	1	2
	ADDC A, R	Add register with carry	1	1	Flags	CLR C	Clear carry	1	1
	ADDC A, @R	Add data memory with carry	1	1		CPL C	Complement carry	1	1
	ADDC A, #data	Add immediate with carry	2	2		CLR F0	Clear flag 0	1	1
	ANL A, R	And register to A	1	1		CPL F0	Complement flag 0	1	1
	ANL A, @R	And data memory to A	1	1		CLR F1	Clear flag 1	1	1
	ANL A, #data	And immediate to A	2	2		CPL F1	Complement flag 1	1	1
	ORL A, R	Or register to A	1	1	Data Moves	MOV A, R	Move register to A	1	1
	ORL A, @R	Or data memory to A	1	1		MOV A, @R	Move data memory to A	1	1
	ORL A, #data	Or immediate to A	2	2		MOV A, #data	Move immediate to A	2	2
	XRL A, R	Exclusive or register to A	1	1		MOV R, A	Move A to register	1	1
	XRL A, @R	Exclusive or data memory to A	1	1		MOV @R, A	Move A to data memory	1	1
	XRL A, #data	Exclusive or immediate to A	2	2		MOV R, #data	Move immediate to register	2	2
	INC A	Increment A	1	1		MOV @R, #data	Move immediate to data memory	2	2
	DEC A	Decrement A	1	1		MOV A, PSW	Move PSW to A	1	1
	CLR A	Clear A	1	1		MOV PSW, A	Move A to PSW	1	1
	CPL A	Complement A	1	1		XCH A, R	Exchange A and register	1	1
	DA A	Decimal adjust A	1	1		XCH A, @R	Exchange A and data memory	1	1
	SWAP A	Swap nibbles of A	1	1		XCHD A, @R	Exchange nibble of A and register	1	1
	RL A	Rotate A left	1	1		MOVX A, @R	Move external data memory to A	1	2
	RLC A	Rotate A left through carry	1	1		MOVX @R, A	Move A to external data memory	1	2
	RR A	Rotate A right	1	1		MOVP A, @A	Move to A from current page	1	2
	RRC A	Rotate A right through carry	1	1		MOVP3 A, @A	Move to A from page 3	1	2
Input/Output	IN A, P	Input port to A	1	2	Timer/Counter	MOV A, T	Read timer/counter	1	1
	OUTL P, A	Output A to port	1	2		MOV T, A	Load timer/counter	1	1
	ANL P, #data	And immediate to port	2	2		STRT T	Start timer	1	1
	ORL P, #data	Or immediate to port	2	2		STRT CNT	Start counter	1	1
	INS A, BUS	Input BUS to A	1	2		STOP TCNT	Stop timer/counter	1	1
	OUTL BUS, A	Output A to BUS	1	2		EN TCNTI	Enable timer/counter interrupt	1	1
	ANL BUS, #data	And immediate to BUS	2	2		DIS TCNTI	Disable timer/counter interrupt	1	1
	ORL BUS, #data	Or immediate to BUS	2	2	Control	EN I	Enable external interrupt	1	1
	MOVD A, P	Input expander port to A	1	2		DIS I	Disable external interrupt	1	1
	MOVD P, A	Output A to expander port	1	2		SEL RB0	Select register bank 0	1	1
Registers	ANLD P, A	And A to expander port	1	2		SEL RB1	Select register bank 1	1	1
	ORLD P, A	Or A to expander port	1	2		SEL MB0	Select memory bank 0	1	1
						SEL MB1	Select memory bank 1	1	1
Branch	JMP addr	Jump unconditional	2	2		ENT0 CLK	Enable clock output on T0	1	1
	JMPP @A	Jump indirect	1	2	NOP	NOP	No operation	1	1
	DJNZ R, addr	Decrement register and skip	2	2					
	JC addr	Jump on carry = 1	2	2					
	JNC addr	Jump on carry = 0	2	2					
	JZ addr	Jump on A zero	2	2					
	JNZ addr	Jump on A not zero	2	2					
	JT0 addr	Jump on T0 = 1	2	2					
	JNT0 addr	Jump on T0 = 0	2	2					
	JT1 addr	Jump on T1 = 1	2	2					
	JNT1 addr	Jump on T1 = 0	2	2					
	JF0 addr	Jump on F0 = 1	2	2					
	JF1 addr	Jump on F1 = 1	2	2					
	JTF addr	Jump on timer flag	2	2					
	JNI addr	Jump on INT = 0	2	2					
	JBb addr	Jump on accumulator bit	2	2					

Mnemonics copyright Intel Corporation 1976

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias ..... 0°C to 70°C  
 Storage Temperature ..... -65°C to +150°C  
 Voltage On Any Pin With Respect  
   to Ground ..... -0.5V to +7V  
 Power Dissipation ..... 1.5 Watt



**\*COMMENT:**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.


**D.C. AND OPERATING CHARACTERISTICS**  $T_A = 0^\circ\text{C to } 70^\circ\text{C}$ ,  $V_{CC} = V_{DD} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ 

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
$V_{IL}$	Input Low Voltage	-0.5		.8	V	
$V_{IH}$	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.0		$V_{CC}$	V	
$V_{IH1}$	Input High Voltage (RESET, X1, X2)	3.8		$V_{CC}$	V	
$V_{OL}$	Output Low Voltage (BUS, RD, WR, PSEN, ALE)			.45	V	$I_{OL} = 2.0\text{mA}$
$V_{OL1}$	Output Low Voltage (All Other Outputs Except PROG)			.45	V	$I_{OL} = 1.6\text{mA}$
$V_{OL2}$	Output Low Voltage (PROG)			.45	V	$I_{OL} = 1.0\text{mA}$
$V_{OH}$	Output High Voltage (BUS, RD, WR, PSEN, ALE)	2.4			V	$I_{OH} = -100\mu\text{A}$
$V_{OH1}$	Output High Voltage (All Other Outputs)	2.4			V	$I_{OH} = -50\mu\text{A}$
$I_{IL}$	Input Leakage Current (T1, INT)			$\pm 10$	$\mu\text{A}$	$V_{SS} \leq V_{IN} \leq V_{CC}$
$I_{OL}$	Output Leakage Current (BUS, T0) (High Impedance State)			$\pm 10$	$\mu\text{A}$	$V_{SS} + .45 \leq V_{IN} \leq V_{CC}$
$I_{DD}$	$V_{DD}$ Supply Current		10	20	mA	
$I_{DD} + I_{CC}$	Total Supply Current		65	135	mA	

\*Standard 8748 and 8035  $\pm 5\%$ ,  $\pm 10\%$  available.

**WAVEFORMS****Instruction Fetch From External Program Memory****Read From External Data Memory**

## Write to External Data Memory

A.C. CHARACTERISTICS  $T_A = 0^\circ\text{C to } 70^\circ\text{C}$ ,  $V_{CC} = V_{DD} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ 

Symbol	Parameter	8048 8648 (Note 2) 8748/8035/8035L		8748-8 8035-8		Unit	Conditions (Note 1)
		Min.	Max.	Min.	Max.		
$t_{LL}$	ALE Pulse Width	400		600		ns	
$t_{AL}$	Address Setup to ALE	150		150		ns	
$t_{LA}$	Address Hold from ALE	80		80		ns	
$t_{CC}$	Control Pulse Width ( $\overline{PSEN}$ , $\overline{RD}$ , $\overline{WR}$ )	700		1500		ns	
$t_{DW}$	Data Setup before $\overline{WR}$	500		640		ns	
$t_{WD}$	Data Hold After $\overline{WR}$	120		120		ns	$C_L = 20\text{pF}$
$t_{CY}$	Cycle Time	2.5	15.0	4.17	15.0	$\mu\text{s}$	6 MHz XTAL (3.6MHz XTAL for -8)
$t_{DR}$	Data Hold	0	200	0	200	ns	
$t_{RD}$	$\overline{PSEN}$ , $\overline{RD}$ to Data In		500		750	ns	
$t_{AW}$	Address Setup to $\overline{WR}$	230		260		ns	
$t_{AD}$	Address Setup to Data In		950		1450	ns	
$t_{AFC}$	Address Float to $\overline{RD}$ , $\overline{PSEN}$	0		0		ns	

Note 1: Control outputs:  $C_L = 80\text{ pF}$   
 BUS Outputs:  $C_L = 150\text{ pF}$ ,  $t_{CY} = 2.5\mu\text{s}$

\*Standard 8748 and 8035  $\pm 5\%$ ,  $\pm 10\%$  available.


Note 2: The 8648 is a one-time programmable (at the factory) 8748 which can be ordered as the first 25 pieces of a new 8048 ROM order. The substitution of 8648's for 8048's allows for very fast turnaround for initial code verification and evaluation units. The 8648, like the 8748, is electrically and functionally interchangeable with the 8048 with the exception of the powerdown mode which the 8648 does not support and  $\pm 5\%$  supply tolerance instead of  $\pm 10\%$ .

## A.C. CHARACTERISTICS (PORT 2 TIMING)

$T_A = 0^\circ\text{C to } 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{CP}$	Port Control Setup Before Falling Edge of $\overline{PROG}$	110		ns	
$t_{PC}$	Port Control Hold After Falling Edge of $\overline{PROG}$	140		ns	
$t_{PR}$	$\overline{PROG}$ to Time P2 Input Must Be Valid		810	ns	
$t_{DP}$	Output Data Setup Time	220		ns	
$t_{PD}$	Output Data Hold Time	65		ns	
$t_{PF}$	Input Data Hold Time	0	150	ns	
$t_{PP}$	$\overline{PROG}$ Pulse Width	1510		ns	
$t_{PL}$	Port 2 I/O Data Setup	400		ns	
$t_{LP}$	Port 2 I/O Data Hold	150		ns	

## PORT 2 TIMING



## PROGRAMMING, VERIFYING, AND ERASING THE 8748 EPROM

### Programming Verification


In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 6MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-1	Address Input
V <sub>DD</sub>	Programming Power Supply
PROG	Program Pulse Input

#### WARNING:

An attempt to program a missocketed 8748 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

### Programming/Verification Sequence



The Program/Verify sequence is:

1. V<sub>DD</sub> = 5v, Clock applied or internal oscillator operating, RESET = 0v, TEST 0 = 5v, EA = 5v, BUS and PROG floating.
2. Insert 8748 in programming socket
3. TEST 0 = 0v (select program mode)
4. EA = 25v (activate program mode)
5. Address applied to BUS and P20-1
6. RESET = 5v (latch address)
7. Data applied to BUS
8. V<sub>DD</sub> = 25v (programming power)
9. PROG = 0v followed by one 50ms pulse to 25v
10. V<sub>DD</sub> = 5v
11. TEST 0 = 5v (verify mode)
12. Read and verify data on BUS
13. TEST 0 = 0v
14. RESET = 0v and repeat from step 5
15. Programmer should be at conditions of step 1 when 8748 is removed from socket.

**AC TIMING SPECIFICATION FOR PROGRAMMING**
 $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ ,  $V_{DD} = 25\text{V} \pm 1\text{V}$ 

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t <sub>AW</sub>	Address Setup Time to $\overline{\text{RESET}}$ †	4tcy			
t <sub>WA</sub>	Address Hold Time After $\overline{\text{RESET}}$ †	4tcy			
t <sub>DW</sub>	Data in Setup Time to PROG †	4tcy			
t <sub>WD</sub>	Data in Hold Time After PROG †	4tcy			
t <sub>PH</sub>	$\overline{\text{RESET}}$ Hold Time to Verify	4tcy			
t <sub>VDDW</sub>	V <sub>DD</sub>	4tcy			
t <sub>VDDH</sub>	V <sub>DD</sub> Hold Time After PROG †	0			
t <sub>PW</sub>	Program Pulse Width	50	60	MS	
t <sub>TW</sub>	Test 0 Setup Time for Program Mode	4tcy			
t <sub>WT</sub>	Test 0 Hold Time After Program Mode	4tcy			
t <sub>DO</sub>	Test 0 to Data Out Delay		4tcy		
t <sub>WW</sub>	$\overline{\text{RESET}}$ Pulse Width to Latch Address	4tcy			
t <sub>r</sub> , t <sub>f</sub>	V <sub>DD</sub> and PROG Rise and Fall Times	0.5	2.0	μs	
t <sub>CY</sub>	CPU Operation Cycle Time	5.0		μs	
t <sub>RE</sub>	$\overline{\text{RESET}}$ Setup Time Before EA †	4tcy			


Note: If Test 0 is high t<sub>DO</sub> can be triggered by  $\overline{\text{RESET}}$  †.

**DC SPECIFICATION FOR PROGRAMMING**
 $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ ,  $V_{DD} = 25\text{V} \pm 1\text{V}$ 


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V <sub>DOH</sub>	V <sub>DD</sub> Program Voltage High Level	24.0	26.0	V	
V <sub>DDL</sub>	V <sub>DD</sub> Voltage Low Level	4.75	5.25	V	
V <sub>PH</sub>	PROG Program Voltage High Level	21.5	24.5	V	
V <sub>PL</sub>	PROG Voltage Low Level		0.2	V	
V <sub>EAH</sub>	EA Program or Verify Voltage High Level	21.5	24.5	V	
V <sub>EAL</sub>	EA Voltage Low Level		5.25	V	
I <sub>DD</sub>	V <sub>DD</sub> High Voltage Supply Current		30.0	mA	
I <sub>PROG</sub>	PROG High Voltage Supply Current		16.0	mA	
I <sub>EA</sub>	EA High Voltage Supply Current		1.0	mA	

## WAVEFORMS FOR PROGRAMMING

### COMBINATION PROGRAM/VERIFY MODE (EPROM'S ONLY)



### VERIFY MODE (ROM/EPROM)



#### NOTES:

1. PROG MUST FLOAT IF EA IS LOW (i.e.,  $\neq 25V$ ), OR IF  $\overline{TO} = 5V$  FOR THE 8748. FOR THE 8048 PROG MUST ALWAYS FLOAT.
2.  $V_{EAH}$  FOR 8048 = 11.4V MIN., 12.6V MAX.
3. THE FOLLOWING CONDITIONS MUST BE MET:  
 $\overline{CS} = \text{TTL '1'}$   
 $A_0 = \text{TTL '0'}$   
 THIS CAN BE DONE USING 10K RESISTORS TO  $V_{CC}$ ,  $V_{SS}$  RESPECTIVELY.
4.  $X_1$  AND  $X_2$  DRIVEN BY 3 MHz CLOCK WILL GIVE  $5\mu\text{sec } t_{CY}$ . THIS IS GOOD FOR -8 PARTS AS WELL AS NON -8 PARTS.

The 8748 EPROM can be programmed by either of two Intel products:

1. PROMPT-48 Microcomputer Design Aid, or
2. Universal PROM Programmer (UPP-101 or UPP-102) peripheral of the Intellec® Development System with a UPP-848 Personality Card.

Note: See Appendix 2 for 8048 ROM ordering procedures. To minimize turnaround time on the first 25 pieces 8648 may be specified on the ROM order.